| http://dbpedia.org/ontology/abstract
|
The VEX prefix (from "vector extensions") and VEX coding scheme are an extension to the x86 and x86-64 instruction set architecture for microprocessors from Intel, AMD and others.
|
| http://dbpedia.org/ontology/wikiPageID
|
23064835
|
| http://dbpedia.org/ontology/wikiPageLength
|
13618
|
| http://dbpedia.org/ontology/wikiPageRevisionID
|
1123653415
|
| http://dbpedia.org/ontology/wikiPageWikiLink
|
http://dbpedia.org/resource/REX_prefix +
, http://dbpedia.org/resource/X86 +
, http://dbpedia.org/resource/SSE5 +
, http://dbpedia.org/resource/Intel +
, http://dbpedia.org/resource/Vector_processor +
, http://dbpedia.org/resource/Sandy_Bridge_%28microarchitecture%29 +
, http://dbpedia.org/resource/Byte +
, http://dbpedia.org/resource/Advanced_Vector_Extensions +
, http://dbpedia.org/resource/Category:X86_instructions +
, http://dbpedia.org/resource/EVEX_prefix +
, http://dbpedia.org/resource/Bit_manipulation_instruction_set +
, http://dbpedia.org/resource/Category:SIMD_computing +
, http://dbpedia.org/resource/Bulldozer_%28processor%29 +
, http://dbpedia.org/resource/Microprocessor +
, http://dbpedia.org/resource/XOP_instruction_set +
, http://dbpedia.org/resource/FMA4_instruction_set +
, http://dbpedia.org/resource/X86-64 +
, http://dbpedia.org/resource/Instruction_set_architecture +
, http://dbpedia.org/resource/Streaming_SIMD_Extensions +
, http://dbpedia.org/resource/FMA3_instruction_set +
, http://dbpedia.org/resource/Opcode +
, http://dbpedia.org/resource/Escape_sequence +
, http://dbpedia.org/resource/Instruction_%28computer_science%29 +
, http://dbpedia.org/resource/Processor_register +
, http://dbpedia.org/resource/SIMD +
, http://dbpedia.org/resource/Bit +
, http://dbpedia.org/resource/Advanced_Micro_Devices +
, http://dbpedia.org/resource/AVX-512 +
|
| http://dbpedia.org/property/wikiPageUsesTemplate
|
http://dbpedia.org/resource/Template:Sub +
, http://dbpedia.org/resource/Template:Reflist +
, http://dbpedia.org/resource/Template:Anchor +
, http://dbpedia.org/resource/Template:Lead_too_short +
|
| http://purl.org/dc/terms/subject
|
http://dbpedia.org/resource/Category:SIMD_computing +
, http://dbpedia.org/resource/Category:X86_instructions +
|
| http://www.w3.org/ns/prov#wasDerivedFrom
|
http://en.wikipedia.org/wiki/VEX_prefix?oldid=1123653415&ns=0 +
|
| http://xmlns.com/foaf/0.1/isPrimaryTopicOf
|
http://en.wikipedia.org/wiki/VEX_prefix +
|
| owl:sameAs |
http://dbpedia.org/resource/VEX_prefix +
, https://global.dbpedia.org/id/4x41q +
, http://rdf.freebase.com/ns/m.064kfl0 +
, http://yago-knowledge.org/resource/VEX_prefix +
, http://www.wikidata.org/entity/Q7906751 +
|
| rdf:type |
http://dbpedia.org/class/yago/WikicatX86Instructions +
, http://dbpedia.org/class/yago/Message106598915 +
, http://dbpedia.org/class/yago/Direction106786629 +
, http://dbpedia.org/class/yago/Communication100033020 +
, http://dbpedia.org/class/yago/Abstraction100002137 +
|
| rdfs:comment |
The VEX prefix (from "vector extensions") and VEX coding scheme are an extension to the x86 and x86-64 instruction set architecture for microprocessors from Intel, AMD and others.
|
| rdfs:label |
VEX prefix
|
