| http://dbpedia.org/ontology/abstract
|
A memory divider is a ratio which is used … A memory divider is a ratio which is used to determine the operating clock frequency of computer memory in accordance with front side bus (FSB) frequency, if the memory system is dependent on FSB clock speed. Along with memory latency timings, memory dividers are extensively used in overclocking memory subsystems to find stable, working memory states at higher FSB frequencies. The ratio between DRAM and FSB is commonly referred to as "DRAM:FSB ratio". Memory dividers are only applicable to those chipsets in which memory speed is dependent on FSB speeds. Certain chipsets like nVidia 680i have separate memory and FSB lanes due to which memory clock and FSB clock are asynchronous and memory dividers are not used there. Setting memory speeds and overclocking memory systems in such chipsets are different issues which do not use memory dividers. This article is only applicable to those chipsets in which the memory clock is dependent on FSB clock.he memory clock is dependent on FSB clock.
|
| http://dbpedia.org/ontology/wikiPageExternalLink
|
http://www.pcstats.com/articleview.cfm%3Farticleid=1804&page=2 +
, https://archive.today/20130125144410/http:/www.howtofixcomputers.com/bb/ftopic137216.html +
|
| http://dbpedia.org/ontology/wikiPageID
|
14693570
|
| http://dbpedia.org/ontology/wikiPageLength
|
5068
|
| http://dbpedia.org/ontology/wikiPageRevisionID
|
1092333179
|
| http://dbpedia.org/ontology/wikiPageWikiLink
|
http://dbpedia.org/resource/Chipset +
, http://dbpedia.org/resource/DDR3_SDRAM +
, http://dbpedia.org/resource/DRAM +
, http://dbpedia.org/resource/Memory_latency +
, http://dbpedia.org/resource/Computer_memory +
, http://dbpedia.org/resource/Front_side_bus +
, http://dbpedia.org/resource/DDR_SDRAM +
, http://dbpedia.org/resource/Motherboard +
, http://dbpedia.org/resource/DDR2_SDRAM +
, http://dbpedia.org/resource/CPU_multiplier +
, http://dbpedia.org/resource/Category:Computer_hardware_tuning +
, http://dbpedia.org/resource/Memory_Controller +
, http://dbpedia.org/resource/NVidia +
, http://dbpedia.org/resource/Overclocking +
, http://dbpedia.org/resource/Category:Clock_signal +
, http://dbpedia.org/resource/Front_Side_Bus +
, http://dbpedia.org/resource/Frequency +
|
| http://dbpedia.org/property/wikiPageUsesTemplate
|
http://dbpedia.org/resource/Template:Refimprove +
, http://dbpedia.org/resource/Template:Short_description +
|
| http://purl.org/dc/terms/subject
|
http://dbpedia.org/resource/Category:Clock_signal +
, http://dbpedia.org/resource/Category:Computer_hardware_tuning +
|
| http://purl.org/linguistics/gold/hypernym
|
http://dbpedia.org/resource/Ratio +
|
| http://www.w3.org/ns/prov#wasDerivedFrom
|
http://en.wikipedia.org/wiki/Memory_divider?oldid=1092333179&ns=0 +
|
| http://xmlns.com/foaf/0.1/isPrimaryTopicOf
|
http://en.wikipedia.org/wiki/Memory_divider +
|
| owl:sameAs |
http://rdf.freebase.com/ns/m.03gt9xv +
, http://dbpedia.org/resource/Memory_divider +
, http://www.wikidata.org/entity/Q6815721 +
, https://global.dbpedia.org/id/4rzUH +
|
| rdfs:comment |
A memory divider is a ratio which is used … A memory divider is a ratio which is used to determine the operating clock frequency of computer memory in accordance with front side bus (FSB) frequency, if the memory system is dependent on FSB clock speed. Along with memory latency timings, memory dividers are extensively used in overclocking memory subsystems to find stable, working memory states at higher FSB frequencies. The ratio between DRAM and FSB is commonly referred to as "DRAM:FSB ratio". commonly referred to as "DRAM:FSB ratio".
|
| rdfs:label |
Memory divider
|
