https://dblp.org/rdf/schema#authoredBy
|
https://dblp.org/pid/k/ManolisKatevenis +
, https://dblp.org/pid/70/1866 +
, https://dblp.org/pid/32/8910 +
, https://dblp.org/pid/206/8048 +
, https://dblp.org/pid/98/8909 +
, https://dblp.org/pid/65/8910 +
, https://dblp.org/pid/20/6479 +
, https://dblp.org/pid/163/1970 +
, https://dblp.org/pid/95/2151 +
, https://dblp.org/pid/136/6056 +
, https://dblp.org/pid/38/8909 +
, https://dblp.org/pid/41/2564 +
, https://dblp.org/pid/55/3974 +
, https://dblp.org/pid/77/6767 +
, https://dblp.org/pid/66/5660 +
, https://dblp.org/pid/32/3102 +
, https://dblp.org/pid/18/4702 +
, https://dblp.org/pid/188/5538 +
, https://dblp.org/pid/k/MartinLKersten +
|
https://dblp.org/rdf/schema#bibtexType
|
http://purl.org/net/nknouf/ns/bibtex#Article +
|
https://dblp.org/rdf/schema#createdBy
|
https://dblp.org/pid/k/ManolisKatevenis +
, https://dblp.org/pid/70/1866 +
, https://dblp.org/pid/32/8910 +
, https://dblp.org/pid/206/8048 +
, https://dblp.org/pid/98/8909 +
, https://dblp.org/pid/65/8910 +
, https://dblp.org/pid/20/6479 +
, https://dblp.org/pid/163/1970 +
, https://dblp.org/pid/95/2151 +
, https://dblp.org/pid/136/6056 +
, https://dblp.org/pid/38/8909 +
, https://dblp.org/pid/41/2564 +
, https://dblp.org/pid/55/3974 +
, https://dblp.org/pid/77/6767 +
, https://dblp.org/pid/66/5660 +
, https://dblp.org/pid/32/3102 +
, https://dblp.org/pid/18/4702 +
, https://dblp.org/pid/188/5538 +
, https://dblp.org/pid/k/MartinLKersten +
|
https://dblp.org/rdf/schema#documentPage
|
https://doi.org/10.1016/J.MICPRO.2018.05.009 +
|
https://dblp.org/rdf/schema#doi
|
https://doi.org/10.1016/J.MICPRO.2018.05.009 +
|
https://dblp.org/rdf/schema#listedOnTocPage
|
https://dblp.org/db/journals/mam/mam61 +
|
https://dblp.org/rdf/schema#numberOfCreators
|
19
|
https://dblp.org/rdf/schema#pagination
|
58-71
|
https://dblp.org/rdf/schema#primaryDocumentPage
|
https://doi.org/10.1016/J.MICPRO.2018.05.009 +
|
https://dblp.org/rdf/schema#publishedIn
|
Microprocess. Microsystems
|
https://dblp.org/rdf/schema#publishedInJournal
|
Microprocess. Microsystems
|
https://dblp.org/rdf/schema#publishedInJournalVolume
|
61
|
https://dblp.org/rdf/schema#publishedInStream
|
https://dblp.org/streams/journals/mam +
|
https://dblp.org/rdf/schema#title
|
Next generation of Exascale-class systems: ExaNeSt project and the status of its interconnect and storage development.
|
https://dblp.org/rdf/schema#wikidata
|
http://www.wikidata.org/entity/Q109101588 +
|
https://dblp.org/rdf/schema#yearOfPublication
|
2018
|
owl:sameAs |
https://doi.org/10.1016/J.MICPRO.2018.05.009 +
, http://dx.doi.org/10.1016/J.MICPRO.2018.05.009 +
, http://www.wikidata.org/entity/Q109101588 +
|
rdf:type |
https://dblp.org/rdf/schema#Publication +
, https://dblp.org/rdf/schema#Article +
|
rdfs:label |
Manolis Katevenis et al.: Next generation of Exascale-class systems: ExaNeSt project and the status of its interconnect and storage development. (2018)
|