https://dblp.org/rdf/schema#authoredBy
|
https://dblp.org/pid/132/6237 +
, https://dblp.org/pid/84/8380 +
, https://dblp.org/pid/27/11467 +
, https://dblp.org/pid/78/4433 +
, https://dblp.org/pid/70/9455 +
|
https://dblp.org/rdf/schema#bibtexType
|
http://purl.org/net/nknouf/ns/bibtex#Inproceedings +
|
https://dblp.org/rdf/schema#createdBy
|
https://dblp.org/pid/132/6237 +
, https://dblp.org/pid/84/8380 +
, https://dblp.org/pid/27/11467 +
, https://dblp.org/pid/78/4433 +
, https://dblp.org/pid/70/9455 +
|
https://dblp.org/rdf/schema#documentPage
|
https://doi.org/10.1109/NEWCAS57931.2023.10198162 +
|
https://dblp.org/rdf/schema#doi
|
https://doi.org/10.1109/NEWCAS57931.2023.10198162 +
|
https://dblp.org/rdf/schema#listedOnTocPage
|
https://dblp.org/db/conf/newcas/newcas2023 +
|
https://dblp.org/rdf/schema#numberOfCreators
|
5
|
https://dblp.org/rdf/schema#pagination
|
1-5
|
https://dblp.org/rdf/schema#primaryDocumentPage
|
https://doi.org/10.1109/NEWCAS57931.2023.10198162 +
|
https://dblp.org/rdf/schema#publishedAsPartOf
|
https://dblp.org/rec/conf/newcas/2023 +
|
https://dblp.org/rdf/schema#publishedIn
|
NEWCAS
|
https://dblp.org/rdf/schema#publishedInBook
|
NEWCAS
|
https://dblp.org/rdf/schema#publishedInStream
|
https://dblp.org/streams/conf/newcas +
|
https://dblp.org/rdf/schema#title
|
Modelling and Analysis of FPGA-based MPSoC System with Multiple DNN Accelerators.
|
https://dblp.org/rdf/schema#yearOfEvent
|
2023
|
https://dblp.org/rdf/schema#yearOfPublication
|
2023
|
owl:sameAs |
https://doi.org/10.1109/NEWCAS57931.2023.10198162 +
, http://dx.doi.org/10.1109/NEWCAS57931.2023.10198162 +
|
rdf:type |
https://dblp.org/rdf/schema#Publication +
, https://dblp.org/rdf/schema#Inproceedings +
|
rdfs:label |
Cong Gao et al.: Modelling and Analysis of FPGA-based MPSoC System with Multiple DNN Accelerators. (2023)
|