| https://dblp.org/rdf/schema#authoredBy
|
https://dblp.org/pid/04/7805 +
, https://dblp.org/pid/68/1143 +
, https://dblp.org/pid/140/0956 +
, https://dblp.org/pid/154/9173 +
, https://dblp.org/pid/154/9162 +
, https://dblp.org/pid/83/9835 +
, https://dblp.org/pid/78/4433 +
|
| https://dblp.org/rdf/schema#bibtexType
|
http://purl.org/net/nknouf/ns/bibtex#Inproceedings +
|
| https://dblp.org/rdf/schema#createdBy
|
https://dblp.org/pid/04/7805 +
, https://dblp.org/pid/68/1143 +
, https://dblp.org/pid/140/0956 +
, https://dblp.org/pid/154/9173 +
, https://dblp.org/pid/154/9162 +
, https://dblp.org/pid/83/9835 +
, https://dblp.org/pid/78/4433 +
|
| https://dblp.org/rdf/schema#documentPage
|
https://doi.org/10.1109/IMVIP.2011.29 +
, https://doi.ieeecomputersociety.org/10.1109/IMVIP.2011.29 +
|
| https://dblp.org/rdf/schema#doi
|
https://doi.org/10.1109/IMVIP.2011.29 +
|
| https://dblp.org/rdf/schema#listedOnTocPage
|
https://dblp.org/db/conf/imvip/imvip2011 +
|
| https://dblp.org/rdf/schema#numberOfCreators
|
7
|
| https://dblp.org/rdf/schema#pagination
|
107-108
|
| https://dblp.org/rdf/schema#primaryDocumentPage
|
https://doi.org/10.1109/IMVIP.2011.29 +
|
| https://dblp.org/rdf/schema#publishedAsPartOf
|
https://dblp.org/rec/conf/imvip/2011 +
|
| https://dblp.org/rdf/schema#publishedIn
|
IMVIP
|
| https://dblp.org/rdf/schema#publishedInBook
|
IMVIP
|
| https://dblp.org/rdf/schema#publishedInStream
|
https://dblp.org/streams/conf/imvip +
|
| https://dblp.org/rdf/schema#title
|
Memory-Efficient Design Strategy for a Parallel Embedded Integral Image Computation Engine.
|
| https://dblp.org/rdf/schema#yearOfEvent
|
2011
|
| https://dblp.org/rdf/schema#yearOfPublication
|
2011
|
| owl:sameAs |
https://doi.org/10.1109/IMVIP.2011.29 +
, http://dx.doi.org/10.1109/IMVIP.2011.29 +
|
| rdf:type |
https://dblp.org/rdf/schema#Publication +
, https://dblp.org/rdf/schema#Inproceedings +
|
| rdfs:label |
Shoaib Ehsan et al.: Memory-Efficient Design Strategy for a Parallel Embedded Integral Image Computation Engine. (2011)
|
