http://dbpedia.org/ontology/abstract
|
A wide-issue architecture is a computer pr … A wide-issue architecture is a computer processor that issues more than one . They can be considered in three broad types:
* Statically-scheduled superscalar architectures execute instructions in the order presented; the hardware logic determines which instructions are ready and safe to dispatch on each clock cycle.
* VLIW architectures rely on the programming software (compiler) to determine which instructions to dispatch on a given clock cycle.
* Dynamically-scheduled superscalar architectures execute instructions in an order that gives the same result as the order presented; the hardware logic determines which instructions are ready and safe to dispatch on each clock cycle. and safe to dispatch on each clock cycle.
|
http://dbpedia.org/ontology/wikiPageID
|
48339613
|
http://dbpedia.org/ontology/wikiPageLength
|
1407
|
http://dbpedia.org/ontology/wikiPageRevisionID
|
1005023113
|
http://dbpedia.org/ontology/wikiPageWikiLink
|
http://dbpedia.org/resource/Out-of-order_execution +
, http://dbpedia.org/resource/VLIW +
, http://dbpedia.org/resource/Instruction_per_clock_cycle +
, http://dbpedia.org/resource/Superscalar +
, http://dbpedia.org/resource/Category:Instruction_processing +
, http://dbpedia.org/resource/Category:Parallel_computing +
, http://dbpedia.org/resource/Explicitly_parallel_instruction_computing +
|
http://dbpedia.org/property/wikiPageUsesTemplate
|
http://dbpedia.org/resource/Template:Primary_sources +
, http://dbpedia.org/resource/Template:Compu-hardware-stub +
, http://dbpedia.org/resource/Template:Reflist +
|
http://purl.org/dc/terms/subject
|
http://dbpedia.org/resource/Category:Parallel_computing +
, http://dbpedia.org/resource/Category:Instruction_processing +
|
http://purl.org/linguistics/gold/hypernym
|
http://dbpedia.org/resource/Processor +
|
http://www.w3.org/ns/prov#wasDerivedFrom
|
http://en.wikipedia.org/wiki/Wide-issue?oldid=1005023113&ns=0 +
|
http://xmlns.com/foaf/0.1/isPrimaryTopicOf
|
http://en.wikipedia.org/wiki/Wide-issue +
|
owl:sameAs |
http://dbpedia.org/resource/Wide-issue +
, http://www.wikidata.org/entity/Q25099897 +
, https://global.dbpedia.org/id/2Msdm +
|
rdf:type |
http://dbpedia.org/ontology/Software +
|
rdfs:comment |
A wide-issue architecture is a computer pr … A wide-issue architecture is a computer processor that issues more than one . They can be considered in three broad types:
* Statically-scheduled superscalar architectures execute instructions in the order presented; the hardware logic determines which instructions are ready and safe to dispatch on each clock cycle.
* VLIW architectures rely on the programming software (compiler) to determine which instructions to dispatch on a given clock cycle.
* Dynamically-scheduled superscalar architectures execute instructions in an order that gives the same result as the order presented; the hardware logic determines which instructions are ready and safe to dispatch on each clock cycle. and safe to dispatch on each clock cycle.
|
rdfs:label |
Wide-issue
|