| http://dbpedia.org/ontology/abstract
|
TRIPS (англ. The Tera-op, Reliable, Intell … TRIPS (англ. The Tera-op, Reliable, Intelligently adaptive Processing System) — это микропроцессорная архитектура, разработанная командой из Техасского университета в Остине совместно с IBM, Intel и Sun Microsystems. TRIPS использует архитектуру набора команд, разработанную так, чтобы её можно было легко разбить на большие группы инструкций (графиков), которые могут выполняться на независимых элементах обработки. Конструкция собирает связанные данные в графики, пытаясь избежать дорогостоящих операций чтения и записи данных и сохраняя данные в высокоскоростной памяти рядом с элементами обработки. Прототип процессора TRIPS содержит 16 таких элементов. TRIPS надеялся достичь 1 TFLOP на одном процессоре, согласно опубликованным с 2003 по 2006 годы документам.ликованным с 2003 по 2006 годы документам.
, TRIPS (The Tera-op, Reliable, Intelligentl … TRIPS (The Tera-op, Reliable, Intelligently adaptive Processing System) è un'architettura per microprocessori sviluppata da un gruppo di ricerca dell'University of Texas at Austin con l'IBM. TRIPS utilizza un nuovo instruction set sviluppato per poter essere suddiviso in blocchi di istruzioni indipendenti in modo da poter essere eseguita da unità di esecuzione indipendenti. Il prototipo del processore basato sull'architettura TRIPS contiene 16 elementi, ma il gruppo di ricerca ritiene di poter facilmente accrescere il parallelismo fino a 128 elementi in un processore utilizzabile per applicazioni reali. Sfruttando le innovazioni portate dalla nuova architettura il team di sviluppo ritiene di poter sviluppare processori in grado di eseguire 1 TeraFlops su singolo integrato entro il 2012.aFlops su singolo integrato entro il 2012.
, Der TRIPS-Prozessor (Tera-op, Reliable, In … Der TRIPS-Prozessor (Tera-op, Reliable, Intelligently adaptive Processing System) ist ein Forschungsprozessor der University of Texas at Austin. Die Prozessorarchitektur ist so ausgelegt, dass sich weitere Kerne möglichst einfach hinzufügen lassen. Das Projekt wird von IBM und der DARPA gefördert. Die TRIPS-Architektur soll ein Nachfolger der gängigen RISC-Architektur werden und wird als -Architektur bezeichnet. Die EDGE-Architektur weist Blöcke auf, die elementare Anweisungen unabhängig voneinander ausführen, sowie datengesteuerte (out-of-order) Anweisungsausführung. TRIPS wird entwickelt, um Prozessoren mit mehr als einem Teraflop zu realisieren. Auch Intels Terascale-Prozessor wird in diesem Zusammenhang entwickelt, basiert jedoch auf einer anderen Architektur mit gleichartigen Rechenelementen.itektur mit gleichartigen Rechenelementen.
, TRIPS was a microprocessor architecture de … TRIPS was a microprocessor architecture designed by a team at the University of Texas at Austin in conjunction with IBM, Intel, and Sun Microsystems. TRIPS uses an instruction set architecture designed to be easily broken down into large groups of instructions (graphs) that can be run on independent processing elements. The design collects related data into the graphs, attempting to avoid expensive data reads and writes and keeping the data in high speed memory close to the processing elements. The prototype TRIPS processor contains 16 such elements. TRIPS hoped to reach 1 TFLOP on a single processor, as papers were published from 2003 to 2006.s papers were published from 2003 to 2006.
|
| http://dbpedia.org/ontology/thumbnail
|
http://commons.wikimedia.org/wiki/Special:FilePath/Trips_floorplan.jpg?width=300 +
|
| http://dbpedia.org/ontology/wikiPageID
|
10898561
|
| http://dbpedia.org/ontology/wikiPageLength
|
12946
|
| http://dbpedia.org/ontology/wikiPageRevisionID
|
1010449479
|
| http://dbpedia.org/ontology/wikiPageWikiLink
|
http://dbpedia.org/resource/Compiler +
, http://dbpedia.org/resource/Speculative_execution +
, http://dbpedia.org/resource/University_of_Texas_at_Austin +
, http://dbpedia.org/resource/Microprocessor +
, http://dbpedia.org/resource/FLOPS +
, http://dbpedia.org/resource/Reduced_instruction_set_computing +
, http://dbpedia.org/resource/Instruction_cycle +
, http://dbpedia.org/resource/Intel +
, http://dbpedia.org/resource/Explicit_Data_Graph_Execution +
, http://dbpedia.org/resource/CPU_cache +
, http://dbpedia.org/resource/Processor_register +
, http://dbpedia.org/resource/Digital_signal_processor +
, http://dbpedia.org/resource/IBM +
, http://dbpedia.org/resource/GPU +
, http://dbpedia.org/resource/Category:Instruction_set_architectures +
, http://dbpedia.org/resource/Dynamic_RAM +
, http://dbpedia.org/resource/Graphics_card +
, http://dbpedia.org/resource/Computer_program +
, http://dbpedia.org/resource/Category:Microprocessors +
, http://dbpedia.org/resource/Instruction_set_architecture +
, http://dbpedia.org/resource/Mac_Pro +
, http://dbpedia.org/resource/ATI_%28brand%29 +
, http://dbpedia.org/resource/Category:Central_processing_unit +
, http://dbpedia.org/resource/Category:Instruction_processing +
, http://dbpedia.org/resource/Sun_Microsystems +
, http://dbpedia.org/resource/Very_long_instruction_word +
, http://dbpedia.org/resource/NVIDIA +
, http://dbpedia.org/resource/Main_memory +
, http://dbpedia.org/resource/File:Trips_floorplan.jpg +
, http://dbpedia.org/resource/Xeon +
|
| http://dbpedia.org/property/wikiPageUsesTemplate
|
http://dbpedia.org/resource/Template:Main +
, http://dbpedia.org/resource/Template:Reflist +
, http://dbpedia.org/resource/Template:CPU_technologies +
, http://dbpedia.org/resource/Template:Multiple_issues +
, http://dbpedia.org/resource/Template:Center +
, http://dbpedia.org/resource/Template:Primary_sources +
, http://dbpedia.org/resource/Template:Update +
, http://dbpedia.org/resource/Template:Advert +
|
| http://purl.org/dc/terms/subject
|
http://dbpedia.org/resource/Category:Microprocessors +
, http://dbpedia.org/resource/Category:Instruction_set_architectures +
, http://dbpedia.org/resource/Category:Central_processing_unit +
, http://dbpedia.org/resource/Category:Instruction_processing +
|
| http://purl.org/linguistics/gold/hypernym
|
http://dbpedia.org/resource/Architecture +
|
| http://www.w3.org/ns/prov#wasDerivedFrom
|
http://en.wikipedia.org/wiki/TRIPS_architecture?oldid=1010449479&ns=0 +
|
| http://xmlns.com/foaf/0.1/depiction
|
http://commons.wikimedia.org/wiki/Special:FilePath/Trips_floorplan.jpg +
|
| http://xmlns.com/foaf/0.1/isPrimaryTopicOf
|
http://en.wikipedia.org/wiki/TRIPS_architecture +
|
| owl:sameAs |
http://it.dbpedia.org/resource/Architettura_TRIPS +
, http://rdf.freebase.com/ns/m.02qtg3s +
, http://dbpedia.org/resource/TRIPS_architecture +
, https://global.dbpedia.org/id/2FNw4 +
, http://yago-knowledge.org/resource/TRIPS_architecture +
, http://www.wikidata.org/entity/Q2384809 +
, http://ru.dbpedia.org/resource/TRIPS_%28%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80%D0%B0%29 +
, http://de.dbpedia.org/resource/TRIPS-Prozessor +
|
| rdf:type |
http://dbpedia.org/class/yago/Architecture102734725 +
, http://dbpedia.org/class/yago/WikicatInstructionSetArchitectures +
, http://dbpedia.org/ontology/Company +
, http://dbpedia.org/class/yago/Building102913152 +
, http://dbpedia.org/class/yago/PhysicalEntity100001930 +
, http://dbpedia.org/class/yago/Structure104341686 +
, http://dbpedia.org/class/yago/Artifact100021939 +
, http://dbpedia.org/class/yago/YagoGeoEntity +
, http://dbpedia.org/class/yago/YagoPermanentlyLocatedEntity +
, http://dbpedia.org/class/yago/Object100002684 +
, http://dbpedia.org/class/yago/Whole100003553 +
|
| rdfs:comment |
Der TRIPS-Prozessor (Tera-op, Reliable, In … Der TRIPS-Prozessor (Tera-op, Reliable, Intelligently adaptive Processing System) ist ein Forschungsprozessor der University of Texas at Austin. Die Prozessorarchitektur ist so ausgelegt, dass sich weitere Kerne möglichst einfach hinzufügen lassen. Das Projekt wird von IBM und der DARPA gefördert. Die TRIPS-Architektur soll ein Nachfolger der gängigen RISC-Architektur werden und wird als -Architektur bezeichnet. Die EDGE-Architektur weist Blöcke auf, die elementare Anweisungen unabhängig voneinander ausführen, sowie datengesteuerte (out-of-order) Anweisungsausführung.uerte (out-of-order) Anweisungsausführung.
, TRIPS (The Tera-op, Reliable, Intelligentl … TRIPS (The Tera-op, Reliable, Intelligently adaptive Processing System) è un'architettura per microprocessori sviluppata da un gruppo di ricerca dell'University of Texas at Austin con l'IBM. TRIPS utilizza un nuovo instruction set sviluppato per poter essere suddiviso in blocchi di istruzioni indipendenti in modo da poter essere eseguita da unità di esecuzione indipendenti. Il prototipo del processore basato sull'architettura TRIPS contiene 16 elementi, ma il gruppo di ricerca ritiene di poter facilmente accrescere il parallelismo fino a 128 elementi in un processore utilizzabile per applicazioni reali. Sfruttando le innovazioni portate dalla nuova architettura il team di sviluppo ritiene di poter sviluppare processori in grado di eseguire 1 TeraFlops su singolo integrato entro il 2012.aFlops su singolo integrato entro il 2012.
, TRIPS was a microprocessor architecture de … TRIPS was a microprocessor architecture designed by a team at the University of Texas at Austin in conjunction with IBM, Intel, and Sun Microsystems. TRIPS uses an instruction set architecture designed to be easily broken down into large groups of instructions (graphs) that can be run on independent processing elements. The design collects related data into the graphs, attempting to avoid expensive data reads and writes and keeping the data in high speed memory close to the processing elements. The prototype TRIPS processor contains 16 such elements. TRIPS hoped to reach 1 TFLOP on a single processor, as papers were published from 2003 to 2006.s papers were published from 2003 to 2006.
, TRIPS (англ. The Tera-op, Reliable, Intell … TRIPS (англ. The Tera-op, Reliable, Intelligently adaptive Processing System) — это микропроцессорная архитектура, разработанная командой из Техасского университета в Остине совместно с IBM, Intel и Sun Microsystems. TRIPS использует архитектуру набора команд, разработанную так, чтобы её можно было легко разбить на большие группы инструкций (графиков), которые могут выполняться на независимых элементах обработки. Конструкция собирает связанные данные в графики, пытаясь избежать дорогостоящих операций чтения и записи данных и сохраняя данные в высокоскоростной памяти рядом с элементами обработки. Прототип процессора TRIPS содержит 16 таких элементов. TRIPS надеялся достичь 1 TFLOP на одном процессоре, согласно опубликованным с 2003 по 2006 годы документам.ликованным с 2003 по 2006 годы документам.
|
| rdfs:label |
Architettura TRIPS
, TRIPS-Prozessor
, TRIPS (архитектура процессора)
, TRIPS architecture
|
