Browse Wiki & Semantic Web
| Http://dbpedia.org/resource/List of Russian microprocessors |
| This page has no properties. |
| hide properties that link here |
| No properties link to this page. |
| http://dbpedia.org/resource/List_of_Russian_microprocessors |
| http://dbpedia.org/ontology/abstract | This is the list of Russian microprocessor … This is the list of Russian microprocessors, sorted by manufacturer MCST * Elbrus 2000 – implements VLIW architecture, 300 MHz clock rate, developed by MCST * Elbrus-S * – single-core evolution of Elbrus 2000 SoC, 1000 MHz clock rate + GPU * Elbrus-2S+ – dual-core evolution of Elbrus 2000, 500 MHz clock rate + four DSP cores (ELcore-09) * Elbrus-2SM – dual-core evolution of Elbrus 2000, 300 MHz clock rate * Elbrus-4S – quad-core evolution of Elbrus 2000, 800 MHz clock rate * Elbrus-8S – octa-core evolution of Elbrus 2000, 1.3 GHz clock rate * MCST-R150 * MCST-R500 * MCST-R500S – SPARC V8 dual-core 500 MHz * MCST-R1000 – SPARC V9 quad-core 1 GHz * MCST-4R – 64-bit, 4-core, 2w in-order superscalar, implements SPARC V9 instruction set architecture (ISA), 1000 MHz clock rate, developed by MCSTELVEES * ELVEES Multicore – multicore hybrid of RISC and DSP * 1892VM3T, (Russian: 1892ВМ3Т (MC-12)) – 1 RISC core + 1 DSP core ELcore-14 * 1892VM2Ya, (Russian: 1892ВМ2Я (MC-24)) – 1 RISC core + 1 DSP ELcore-24 * 1892VM5Ya, (Russian: 1892ВМ5Я (МС-0226, ЦПОС-02)) – 1 RISC core + 2 DSP cores (ELcore-26) * 1892VM4Ya, (Russian: 1892ВМ4Я (MC-0226G, МЦОС)) – 1 RISC core + 2 DSP cores (ELcore-26) * NVCom-01 * NVCom-02 in versions 1892VM11Ya (1892ВМ11Я, NVCom-02) and 1892VM2Ya (1892ВМ10Я, NVCom-02T)NIISI * KOMDIV-32 – 32-bit, implements the MIPS I instruction set architecture (ISA), compatible with MIPS R3000, 90 MHz clock rate * KOMDIV-64 (1890VM5) – 64-bit, 2-way in-order superscalar, implements the MIPS IV instruction set architecture (ISA), 350 MHz clock rate * -RIO – coprocessorNTC Module * NeuroMatrix – digital signal processor (DSP) series * NM6403 – dual-core microprocessor VLIW/SIMD architecture, two main units of 32-bit RISC and 64-bit vector co-processor. * NM6404 * NMC – 64-bit RISC/DSP * NMRC – 32/64-bit RISCMulticlet – post von Neumann, multicellular microprocessor * MultiClet P1 – multicellular * MultiClet R1 – multicellular, dynamically reconfigurableBaikal Electronics * Baikal T1 – dual-core MIPS32, 1.2 GHz clock rate T1 – dual-core MIPS32, 1.2 GHz clock rate |
|---|---|
| http://dbpedia.org/ontology/wikiPageID | 32011253 |
| http://dbpedia.org/ontology/wikiPageLength | 3040 |
| http://dbpedia.org/ontology/wikiPageRevisionID | 1077513557 |
| http://dbpedia.org/ontology/wikiPageWikiLink | http://dbpedia.org/resource/Category:Microprocessors + , http://dbpedia.org/resource/ELVEES_Multicore + , http://dbpedia.org/resource/NeuroMatrix + , http://dbpedia.org/resource/MIPS_IV + , http://dbpedia.org/resource/List_of_Soviet_microprocessors + , http://dbpedia.org/resource/Scientific_Research_Institute_of_System_Development + , http://dbpedia.org/resource/Reduced_instruction_set_computing + , http://dbpedia.org/resource/KOMDIV-64 + , http://dbpedia.org/resource/MCST-4R + , http://dbpedia.org/resource/Instruction_set_architecture + , http://dbpedia.org/resource/Baikal_CPU + , http://dbpedia.org/resource/Moscow_Center_of_SPARC_Technologies_%28MCST%29 + , http://dbpedia.org/resource/KOMDIV128 + , http://dbpedia.org/resource/Dual-core + , http://dbpedia.org/resource/Quad-core + , http://dbpedia.org/resource/MIPS32 + , http://dbpedia.org/resource/Moscow_Center_of_SPARC_Technologies + , http://dbpedia.org/resource/MIPS_I + , http://dbpedia.org/resource/Single-core + , http://dbpedia.org/resource/Elbrus-1S%2B + , http://dbpedia.org/resource/GPU + , http://dbpedia.org/resource/MCST-R500S + , http://dbpedia.org/resource/Octa-core + , http://dbpedia.org/resource/Elbrus-2S%2B + , http://dbpedia.org/resource/Baikal_Electronics + , http://dbpedia.org/resource/R3000 + , http://dbpedia.org/resource/SPARC_V9 + , http://dbpedia.org/resource/Elbrus_2000 + , http://dbpedia.org/resource/Digital_signal_processor + , http://dbpedia.org/resource/Category:Lists_of_microprocessors + , http://dbpedia.org/resource/NTC_Module + , http://dbpedia.org/resource/System_on_a_chip + , http://dbpedia.org/resource/Very_long_instruction_word + , http://dbpedia.org/resource/Elbrus-8S + , http://dbpedia.org/resource/Clock_rate + , http://dbpedia.org/resource/MCST-R1000 + , http://dbpedia.org/resource/KOMDIV-32 + , http://dbpedia.org/resource/Multiclet + |
| http://dbpedia.org/property/wikiPageUsesTemplate | http://dbpedia.org/resource/Template:List_of_Russian_microprocessors + , http://dbpedia.org/resource/Template:Short_description + |
| http://purl.org/dc/terms/subject | http://dbpedia.org/resource/Category:Lists_of_microprocessors + , http://dbpedia.org/resource/Category:Microprocessors + |
| http://purl.org/linguistics/gold/hypernym | http://dbpedia.org/resource/List + |
| http://www.w3.org/ns/prov#wasDerivedFrom | http://en.wikipedia.org/wiki/List_of_Russian_microprocessors?oldid=1077513557&ns=0 + |
| http://xmlns.com/foaf/0.1/isPrimaryTopicOf | http://en.wikipedia.org/wiki/List_of_Russian_microprocessors + |
| owl:sameAs | http://dbpedia.org/resource/List_of_Russian_microprocessors + , http://www.wikidata.org/entity/Q6596085 + , http://hu.dbpedia.org/resource/Orosz_mikroprocesszorok_list%C3%A1ja + , https://global.dbpedia.org/id/4qNDg + |
| rdfs:comment | This is the list of Russian microprocessor … This is the list of Russian microprocessors, sorted by manufacturer MCST * Elbrus 2000 – implements VLIW architecture, 300 MHz clock rate, developed by MCST * Elbrus-S * – single-core evolution of Elbrus 2000 SoC, 1000 MHz clock rate + GPU * Elbrus-2S+ – dual-core evolution of Elbrus 2000, 500 MHz clock rate + four DSP cores (ELcore-09) * Elbrus-2SM – dual-core evolution of Elbrus 2000, 300 MHz clock rate * Elbrus-4S – quad-core evolution of Elbrus 2000, 800 MHz clock rate * Elbrus-8S – octa-core evolution of Elbrus 2000, 1.3 GHz clock rate * MCST-R150 * MCST-R500 * MCST-R500S – SPARC V8 dual-core 500 MHz * MCST-R1000 – SPARC V9 quad-core 1 GHz * MCST-4R – 64-bit, 4-core, 2w in-order superscalar, implements SPARC V9 instruction set architecture (ISA), 1000 MHz clock rate, devehitecture (ISA), 1000 MHz clock rate, deve |
| rdfs:label | List of Russian microprocessors |
| hide properties that link here |
