| http://dbpedia.org/ontology/abstract
|
The 65xx family of microprocessors, consis … The 65xx family of microprocessors, consisting of the MOS Technology 6502 and its derivatives, the WDC 65C02, WDC 65C802 and WDC 65C816, and CSG 65CE02, all handle interrupts in a similar fashion. There are three hardware interrupt signals common to all 65xx processors and one software interrupt, the BRK instruction. The WDC 65C816 adds a fourth hardware interrupt—ABORT, useful for implementing virtual memory architectures—and the COP software interrupt instruction (also present in the 65C802), intended for use in a system with a coprocessor of some type (e.g., a floating point processor).e type (e.g., a floating point processor).
|
| http://dbpedia.org/ontology/wikiPageExternalLink
|
http://sbc.bcstechnology.net/65c816interrupts.html +
, http://www.6502.org +
, http://nesdev.parodius.com/the%20%27B%27%20flag%20&%20BRK%20instruction.txt%7Ctitle=6502 +
, http://wilsonminesco.com/6502interrupts/index.html +
, https://www.pagetable.com/%3Fp=410 +
|
| http://dbpedia.org/ontology/wikiPageID
|
7938869
|
| http://dbpedia.org/ontology/wikiPageLength
|
29680
|
| http://dbpedia.org/ontology/wikiPageRevisionID
|
1124543849
|
| http://dbpedia.org/ontology/wikiPageWikiLink
|
http://dbpedia.org/resource/Category:Machine_code +
, http://dbpedia.org/resource/EPROM +
, http://dbpedia.org/resource/Least_significant_byte +
, http://dbpedia.org/resource/Floating_point_processor +
, http://dbpedia.org/resource/Interrupt_service_routine +
, http://dbpedia.org/resource/Category:Interrupts +
, http://dbpedia.org/resource/Stack_pointer +
, http://dbpedia.org/resource/Status_register +
, http://dbpedia.org/resource/MOS_Technology_6502 +
, http://dbpedia.org/resource/Interrupt_latency +
, http://dbpedia.org/resource/Reset_%28computing%29 +
, http://dbpedia.org/resource/Machine_cycle +
, http://dbpedia.org/resource/Lookup_table +
, http://dbpedia.org/resource/Software_interrupt +
, http://dbpedia.org/resource/Reentrancy_%28computing%29 +
, http://dbpedia.org/resource/EEPROM +
, http://dbpedia.org/resource/CMOS +
, http://dbpedia.org/resource/Subroutine +
, http://dbpedia.org/resource/Assembly_language +
, http://dbpedia.org/resource/CSG_65CE02 +
, http://dbpedia.org/resource/Software_bug +
, http://dbpedia.org/resource/Programmable_read-only_memory +
, http://dbpedia.org/resource/Logic_level +
, http://dbpedia.org/resource/Firmware +
, http://dbpedia.org/resource/Most_significant_byte +
, http://dbpedia.org/resource/Coprocessor +
, http://dbpedia.org/resource/NMOS_logic +
, http://dbpedia.org/resource/Segmentation_fault +
, http://dbpedia.org/resource/Maskable_interrupt +
, http://dbpedia.org/resource/Index_register +
, http://dbpedia.org/resource/Binary-coded_decimal +
, http://dbpedia.org/resource/Catatonia +
, http://dbpedia.org/resource/Random-access_memory +
, http://dbpedia.org/resource/Machine_language_monitor +
, http://dbpedia.org/resource/Interrupt_handler +
, http://dbpedia.org/resource/Bitwise_operation +
, http://dbpedia.org/resource/Debug +
, http://dbpedia.org/resource/Page_fault +
, http://dbpedia.org/resource/Supervisor_call_instruction +
, http://dbpedia.org/resource/Program_counter +
, http://dbpedia.org/resource/65C02 +
, http://dbpedia.org/resource/WDC_65C02 +
, http://dbpedia.org/resource/Hardware_interrupt +
, http://dbpedia.org/resource/Non-maskable_interrupt +
, http://dbpedia.org/resource/NOP_%28code%29 +
, http://dbpedia.org/resource/Mainframe_computer +
, http://dbpedia.org/resource/MOS_Technology +
, http://dbpedia.org/resource/Category:65xx_microprocessors +
, http://dbpedia.org/resource/WDC_65816/65802 +
, http://dbpedia.org/resource/Address_bus +
, http://dbpedia.org/resource/Microprocessor +
, http://dbpedia.org/resource/Western_Design_Center +
, http://dbpedia.org/resource/Stack_%28data_structure%29 +
, http://dbpedia.org/resource/Interrupt +
, http://dbpedia.org/resource/Operand +
, http://dbpedia.org/resource/Accumulator_%28computing%29 +
, http://dbpedia.org/resource/Opcode +
|
| http://dbpedia.org/property/wikiPageUsesTemplate
|
http://dbpedia.org/resource/Template:Mono +
, http://dbpedia.org/resource/Template:MOS_CPU +
, http://dbpedia.org/resource/Template:Redirect +
, http://dbpedia.org/resource/Template:Cite_web +
, http://dbpedia.org/resource/Template:Refn +
|
| http://purl.org/dc/terms/subject
|
http://dbpedia.org/resource/Category:Machine_code +
, http://dbpedia.org/resource/Category:65xx_microprocessors +
, http://dbpedia.org/resource/Category:Interrupts +
|
| http://www.w3.org/ns/prov#wasDerivedFrom
|
http://en.wikipedia.org/wiki/Interrupts_in_65xx_processors?oldid=1124543849&ns=0 +
|
| http://xmlns.com/foaf/0.1/isPrimaryTopicOf
|
http://en.wikipedia.org/wiki/Interrupts_in_65xx_processors +
|
| owl:sameAs |
http://dbpedia.org/resource/Interrupts_in_65xx_processors +
, https://global.dbpedia.org/id/4nr1B +
, http://yago-knowledge.org/resource/Interrupts_in_65xx_processors +
, http://rdf.freebase.com/ns/m.026kt85 +
, http://www.wikidata.org/entity/Q6056666 +
|
| rdf:type |
http://dbpedia.org/class/yago/Chip103020034 +
, http://dbpedia.org/class/yago/Object100002684 +
, http://dbpedia.org/class/yago/Whole100003553 +
, http://dbpedia.org/class/yago/Artifact100021939 +
, http://dbpedia.org/class/yago/Microprocessor103760310 +
, http://dbpedia.org/class/yago/Wikicat65xxMicroprocessors +
, http://dbpedia.org/class/yago/Conductor103088707 +
, http://dbpedia.org/class/yago/Device103183080 +
, http://dbpedia.org/class/yago/SemiconductorDevice104171831 +
, http://dbpedia.org/class/yago/PhysicalEntity100001930 +
, http://dbpedia.org/class/yago/Instrumentality103575240 +
|
| rdfs:comment |
The 65xx family of microprocessors, consis … The 65xx family of microprocessors, consisting of the MOS Technology 6502 and its derivatives, the WDC 65C02, WDC 65C802 and WDC 65C816, and CSG 65CE02, all handle interrupts in a similar fashion. There are three hardware interrupt signals common to all 65xx processors and one software interrupt, the BRK instruction. The WDC 65C816 adds a fourth hardware interrupt—ABORT, useful for implementing virtual memory architectures—and the COP software interrupt instruction (also present in the 65C802), intended for use in a system with a coprocessor of some type (e.g., a floating point processor).e type (e.g., a floating point processor).
|
| rdfs:label |
Interrupts in 65xx processors
|
