| http://dbpedia.org/ontology/abstract
|
Hardware watermarking, also known as IP co … Hardware watermarking, also known as IP core watermarking is the process of embedding covert marks as design attributes inside a hardware or IP core design itself. Hardware Watermarking can represent watermarking of either DSP Cores (widely used in consumer electronics devices) or combinational/sequential circuits. Both forms of Hardware Watermarking are very popular. In DSP Core Watermarking a secret mark is embedded within the logic elements of the DSP Core itself. DSP Core Watermark usually implants this secret mark in the form of a robust signature either in the RTL design or during High Level Synthesis (HLS) design. The watermarking process of a DSP Core leverages on the High Level Synthesis framework and implants a secret mark in one (or more) of the high level synthesis phases such as scheduling, allocation and binding. DSP Core Watermarking is performed to protect a DSP core from hardware threats such as IP piracy, forgery and false claim of ownership. Some examples of DSP cores are FIR filter, IIR filter, FFT, DFT, JPEG, HWT etc. Few of the most important properties of a DSP core watermarking process are as follows: (a) Low embedding cost (b) Secret mark (c) Low creation time (d) Strong tamper tolerance (e) Fault tolerance.rong tamper tolerance (e) Fault tolerance.
|
| http://dbpedia.org/ontology/wikiPageID
|
57655715
|
| http://dbpedia.org/ontology/wikiPageLength
|
6715
|
| http://dbpedia.org/ontology/wikiPageRevisionID
|
919932184
|
| http://dbpedia.org/ontology/wikiPageWikiLink
|
http://dbpedia.org/resource/Semiconductor_intellectual_property_core +
, http://dbpedia.org/resource/Hardware_obfuscation +
, http://dbpedia.org/resource/Graph_coloring +
, http://dbpedia.org/resource/Category:Hardware_acceleration +
, http://dbpedia.org/resource/Media_processor +
, http://dbpedia.org/resource/Digital_signal_processor +
, http://dbpedia.org/resource/High-level_synthesis +
, http://dbpedia.org/resource/Category:Electronic_engineering +
, http://dbpedia.org/resource/Electronic_design_automation +
, http://dbpedia.org/resource/Category:Electronic_design_automation +
|
| http://dbpedia.org/property/wikiPageUsesTemplate
|
http://dbpedia.org/resource/Template:Reflist +
|
| http://purl.org/dc/terms/subject
|
http://dbpedia.org/resource/Category:Electronic_design_automation +
, http://dbpedia.org/resource/Category:Electronic_engineering +
, http://dbpedia.org/resource/Category:Hardware_acceleration +
|
| http://www.w3.org/ns/prov#wasDerivedFrom
|
http://en.wikipedia.org/wiki/Hardware_watermarking?oldid=919932184&ns=0 +
|
| http://xmlns.com/foaf/0.1/isPrimaryTopicOf
|
http://en.wikipedia.org/wiki/Hardware_watermarking +
|
| owl:sameAs |
https://global.dbpedia.org/id/5otKJ +
, http://www.wikidata.org/entity/Q55613406 +
, http://dbpedia.org/resource/Hardware_watermarking +
|
| rdfs:comment |
Hardware watermarking, also known as IP co … Hardware watermarking, also known as IP core watermarking is the process of embedding covert marks as design attributes inside a hardware or IP core design itself. Hardware Watermarking can represent watermarking of either DSP Cores (widely used in consumer electronics devices) or combinational/sequential circuits. Both forms of Hardware Watermarking are very popular. In DSP Core Watermarking a secret mark is embedded within the logic elements of the DSP Core itself. DSP Core Watermark usually implants this secret mark in the form of a robust signature either in the RTL design or during High Level Synthesis (HLS) design. The watermarking process of a DSP Core leverages on the High Level Synthesis framework and implants a secret mark in one (or more) of the high level synthesis phases such ) of the high level synthesis phases such
|
| rdfs:label |
Hardware watermarking
|
