Browse Wiki & Semantic Web

Jump to: navigation, search
Http://dbpedia.org/resource/Cray X1
  This page has no properties.
hide properties that link here 
  No properties link to this page.
 
http://dbpedia.org/resource/Cray_X1
http://dbpedia.org/ontology/abstract El Cray X1 es un supercomputador de procesEl Cray X1 es un supercomputador de procesador escalar y fabricado y vendido por Cray Inc. desde el año 2003. El X1 es a menudo descripto como la unificación de las arquitecturas Cray T90, Cray SV1 y Cray T3E en una sola máquina. El X1 comparte los procesadores de múltiple flujo, cachés vectoriales y diseño CMOS del SV1, el diseño de memoria distribuida altamente escalable del T3E, y el ancho de banda de la memoria y la refrigeración líquida del T90. El X1 usa un ciclo de reloj de 1,2 ns (800 MHz) y ocho líneas anchas de ejecución vectorial en modo MSP, ofreciendo un rendimiento pico de 12,8 gigaflops por procesador. Los modelos enfriados por aire están disponibles con hasta 64 procesadores. Los sistemas enfriados por líquido se pueden escalar hasta un máximo teórico de 4096 procesadores, comprendiendo 1024 nodos de memoria compartida conectados en una red toroidal de dos dimensiones, en 32 marcos. Tal sistema proporcionaría un velocidad pico de 50 teraflops. El sistema X1 más grande no clasificado esta en el Oak Ridge National Laboratory con 512 procesadores, aunque ha sido actualizado a un sistema X1E. El X1 puede ser programado tanto con el ampliamente usado software de paso de mensajes como el MPI y el PVM, o con lenguajes de memoria compartida como el lenguaje de programación Unified Parallel C o el . El X1 corre el sistema operativo llamado UNICOS/mp el cual comparte más cosas con el sistema operativo SGI IRIX que con el UNICOS encontrado en las anteriores generaciones de las máquinas Cray. En el 2005, Cray lanzó la actualización X1E, la cual usa procesadores de doble núcleo, permitiendo colocar dos nodos de cuatro procesadores en una placa de nodo. Los procesadores también fueron actualizado a la velocidad de 1150 MHz. Esta actualización permite triplicar el rendimiento por placa, pero reduce la memoria por procesador y el ancho de banda de interconexión. Placa X1 y X1E pueden combinarse en el mismo sistema. El X1 es notable porque su desarrollo ha sido parcialmente financiado por la National Security Agency (Agencia Nacional de Seguridad) del gobierno de Estados Unidos (bajo el nombre código de SV2).​El X1 no es un producto financieramente exitoso​ y parece dudoso que éste o su sucesor se haya desarrollado sin este apoyo.cesor se haya desarrollado sin este apoyo. , The Cray X1 is a non-uniform memory accessThe Cray X1 is a non-uniform memory access, vector processor supercomputer manufactured and sold by Cray Inc. since 2003. The X1 is often described as the unification of the Cray T90, Cray SV1, and Cray T3E architectures into a single machine. The X1 shares the multistreaming processors, vector caches, and CMOS design of the SV1, the highly scalable distributed memory design of the T3E, and the high memory bandwidth and liquid cooling of the T90. The X1 uses a 1.2 ns (800 MHz) clock cycle, and 8-wide vector pipes in MSP mode, offering a peak speed of 12.8 gigaflops per processor. Air-cooled models are available with up to 64 processors. Liquid-cooled systems scale to a theoretical maximum of 4096 processors, comprising 1024 shared-memory nodes connected in a two-dimensional torus network, in 32 frames. Such a system would supply a peak speed of 50 teraflops. The largest unclassified X1 system was the 512 processor system at Oak Ridge National Laboratory, though this has since been upgraded to an X1E system. The X1 can be programmed either with widely used message passing software like MPI and PVM, or with shared-memory languages like Unified Parallel C programming language or Co-array Fortran. The X1 runs an operating system called UNICOS/mp which shares more with the SGI IRIX operating system than it does with the UNICOS found on prior generation Cray machines. In 2005, Cray released the X1E upgrade, which uses dual-core processors, allowing two quad-processor nodes to fit on a node board. The processors are also upgraded to 1150 MHz. This upgrade almost triples the peak performance per board, but reduces the per-processor memory and interconnect bandwidth. X1 and X1E boards can be combined within the same system. The X1 is notable for its development being partly funded by United States Government's National Security Agency (under the code nameSV2).The X1 was not a financially successful product and it seems doubtful that itor its successors would have been produced without this support.d have been produced without this support. , Il Cray X1 era un supercomputer vettorialeIl Cray X1 era un supercomputer vettoriale ad architettura NUMA prodotto da Cray Inc. fin dal 2003. L'X1 venne descritto come unificazione dell'architettura dei Cray T90, Cray SV1 e Cray T3E in un'unica macchina. L'X1 eredita dall'SV1 i processori multistreaming, la cache vettoriale e la tecnologia CMOS, dal T3E il sottosistema di memoria distribuita scalabile e dal T90 l'elevata banda della memoria e il raffreddamento a liquido. L'X1 ha un ciclo di clock di 1.2 ns (800 MHz), pipeline vettoriali a 8 vie in modalità MSP e ogni processore offre un picco di potenza di 12.8 gigaFLOPS. Fino a 64 processori è disponibile la versione raffreddata ad aria. La versione raffreddata a liquidi può arrivare fino a 4096 processori e a 1024 moduli di memoria collegati tramite un doppio toro bidimensionale a 32 sezioni. Il sistema è in grado di generare un picco di potenza teorico di 50 TeraFLOPS. Il più grande sistema X1 non classificato ha 512 processori e si trova nei Oak Ridge National Laboratory, benché il sistema fosse stato in seguito aggiornato all'X1E. L'X1 può essere programmato tramite un sistema di comunicazione basato su messaggi come l'MPI e il PVM, o tramite un linguaggio che gestisce la memoria condivisa come l'Uniform Parallel C o il Co-Array Fortran. L'X1 utilizza come sistema operativo l'UNICOX/mp un sistema operativo che condivide più caratteristiche in comune con il sistema operativo IRIX di Silicon Graphics che con il vecchio UNICOS utilizzato sulle precedenti macchine Cray. Nel 2005 Cray rilasciò la versione X1E basata su processori dual-core in modo da creare nodi con otto core (quattro processori). I processori vengono portati alla frequenza di 1150 MHz. I miglioramenti triplicano la potenza di picco dei processori ma riducono la banda disponibile per ogni core. Le schede X1 e X1E possono venir mischiate nello stesso sistema.sono venir mischiate nello stesso sistema.
http://dbpedia.org/ontology/thumbnail http://commons.wikimedia.org/wiki/Special:FilePath/Phoenix_front_%28410857426%29.jpg?width=300 +
http://dbpedia.org/ontology/wikiPageExternalLink https://web.archive.org/web/20070929030906/http:/www.supercomp.org/sc2003/paperpdfs/pap183.pdf + , https://web.archive.org/web/20080312184051/http:/www.top500.org/2007_overview_recent_supercomputers/cray_inc_x1e + , https://web.archive.org/web/20080918225847/http:/www.cray.com/products/Legacy.aspx +
http://dbpedia.org/ontology/wikiPageID 6869559
http://dbpedia.org/ontology/wikiPageLength 3316
http://dbpedia.org/ontology/wikiPageRevisionID 1045784157
http://dbpedia.org/ontology/wikiPageWikiLink http://dbpedia.org/resource/FLOPS + , http://dbpedia.org/resource/Parallel_Virtual_Machine + , http://dbpedia.org/resource/CMOS + , http://dbpedia.org/resource/Memory_%28computers%29 + , http://dbpedia.org/resource/Node_%28networking%29 + , http://dbpedia.org/resource/Bandwidth_%28computing%29 + , http://dbpedia.org/resource/Oak_Ridge_National_Laboratory + , http://dbpedia.org/resource/Vector_processor + , http://dbpedia.org/resource/Unicos + , http://dbpedia.org/resource/Category:Cray_products + , http://dbpedia.org/resource/File:Phoenix_front_%28410857426%29.jpg + , http://dbpedia.org/resource/Cray_T3E + , http://dbpedia.org/resource/Supercomputer + , http://dbpedia.org/resource/Category:Vector_supercomputers + , http://dbpedia.org/resource/Cray_SV1 + , http://dbpedia.org/resource/IRIX + , http://dbpedia.org/resource/Operating_system + , http://dbpedia.org/resource/Co-array_Fortran + , http://dbpedia.org/resource/Category:Computer-related_introductions_in_2003 + , http://dbpedia.org/resource/Unified_Parallel_C + , http://dbpedia.org/resource/Silicon_Graphics + , http://dbpedia.org/resource/Message_Passing_Interface + , http://dbpedia.org/resource/Cray_T90 + , http://dbpedia.org/resource/Cray + , http://dbpedia.org/resource/Federal_government_of_the_United_States + , http://dbpedia.org/resource/Non-uniform_memory_access + , http://dbpedia.org/resource/Gigaflops + , http://dbpedia.org/resource/National_Security_Agency + , http://dbpedia.org/resource/Torus +
http://dbpedia.org/property/wikiPageUsesTemplate http://dbpedia.org/resource/Template:Super-compu-stub + , http://dbpedia.org/resource/Template:Cray_computers + , http://dbpedia.org/resource/Template:Use_mdy_dates + , http://dbpedia.org/resource/Template:Reflist +
http://purl.org/dc/terms/subject http://dbpedia.org/resource/Category:Computer-related_introductions_in_2003 + , http://dbpedia.org/resource/Category:Vector_supercomputers + , http://dbpedia.org/resource/Category:Cray_products +
http://purl.org/linguistics/gold/hypernym http://dbpedia.org/resource/Access +
http://www.w3.org/ns/prov#wasDerivedFrom http://en.wikipedia.org/wiki/Cray_X1?oldid=1045784157&ns=0 +
http://xmlns.com/foaf/0.1/depiction http://commons.wikimedia.org/wiki/Special:FilePath/Phoenix_front_%28410857426%29.jpg +
http://xmlns.com/foaf/0.1/isPrimaryTopicOf http://en.wikipedia.org/wiki/Cray_X1 +
owl:sameAs http://dbpedia.org/resource/Cray_X1 + , http://it.dbpedia.org/resource/Cray_X1 + , http://yago-knowledge.org/resource/Cray_X1 + , http://www.wikidata.org/entity/Q386218 + , http://rdf.freebase.com/ns/m.0gthbb + , https://global.dbpedia.org/id/3ZykX + , http://es.dbpedia.org/resource/Cray_X1 +
rdf:type http://dbpedia.org/class/yago/PhysicalEntity100001930 + , http://dbpedia.org/ontology/AcademicJournal + , http://dbpedia.org/class/yago/Mainframe103711711 + , http://dbpedia.org/class/yago/Whole100003553 + , http://dbpedia.org/class/yago/Computer103082979 + , http://dbpedia.org/class/yago/Supercomputer104358117 + , http://dbpedia.org/class/yago/Object100002684 + , http://dbpedia.org/class/yago/Device103183080 + , http://dbpedia.org/class/yago/Artifact100021939 + , http://dbpedia.org/class/yago/DigitalComputer103196324 + , http://dbpedia.org/class/yago/WikicatSupercomputers + , http://dbpedia.org/class/yago/WikicatCrayProducts + , http://dbpedia.org/class/yago/Instrumentality103575240 + , http://dbpedia.org/class/yago/Merchandise103748886 + , http://dbpedia.org/class/yago/Commodity103076708 + , http://dbpedia.org/class/yago/Machine103699975 +
rdfs:comment El Cray X1 es un supercomputador de procesEl Cray X1 es un supercomputador de procesador escalar y fabricado y vendido por Cray Inc. desde el año 2003. El X1 es a menudo descripto como la unificación de las arquitecturas Cray T90, Cray SV1 y Cray T3E en una sola máquina. El X1 comparte los procesadores de múltiple flujo, cachés vectoriales y diseño CMOS del SV1, el diseño de memoria distribuida altamente escalable del T3E, y el ancho de banda de la memoria y la refrigeración líquida del T90.emoria y la refrigeración líquida del T90. , Il Cray X1 era un supercomputer vettorialeIl Cray X1 era un supercomputer vettoriale ad architettura NUMA prodotto da Cray Inc. fin dal 2003. L'X1 venne descritto come unificazione dell'architettura dei Cray T90, Cray SV1 e Cray T3E in un'unica macchina. L'X1 eredita dall'SV1 i processori multistreaming, la cache vettoriale e la tecnologia CMOS, dal T3E il sottosistema di memoria distribuita scalabile e dal T90 l'elevata banda della memoria e il raffreddamento a liquido.lla memoria e il raffreddamento a liquido. , The Cray X1 is a non-uniform memory accessThe Cray X1 is a non-uniform memory access, vector processor supercomputer manufactured and sold by Cray Inc. since 2003. The X1 is often described as the unification of the Cray T90, Cray SV1, and Cray T3E architectures into a single machine. The X1 shares the multistreaming processors, vector caches, and CMOS design of the SV1, the highly scalable distributed memory design of the T3E, and the high memory bandwidth and liquid cooling of the T90.y bandwidth and liquid cooling of the T90.
rdfs:label Cray X1
hide properties that link here 
http://dbpedia.org/resource/Technological_and_industrial_history_of_20th-century_Canada + , http://dbpedia.org/resource/Cray + , http://dbpedia.org/resource/Cray_SV1 + , http://dbpedia.org/resource/Cray-2 + , http://dbpedia.org/resource/Cray_X2 + , http://dbpedia.org/resource/NASA_Advanced_Supercomputing_Division + , http://dbpedia.org/resource/National_Center_for_Computational_Sciences + , http://dbpedia.org/resource/Seymour_Cray_Computer_Engineering_Award + , http://dbpedia.org/resource/X1 + , http://dbpedia.org/resource/Communications_Security_Establishment + , http://dbpedia.org/resource/UNICOS + , http://dbpedia.org/resource/Word_addressing + , http://dbpedia.org/resource/Arctic_Region_Supercomputing_Center + , http://dbpedia.org/resource/Cray_T90 + , http://dbpedia.org/resource/Cray_X1E + http://dbpedia.org/ontology/wikiPageWikiLink
http://dbpedia.org/resource/UNICOS + http://dbpedia.org/property/supportedPlatforms
http://en.wikipedia.org/wiki/Cray_X1 + http://xmlns.com/foaf/0.1/primaryTopic
http://dbpedia.org/resource/Cray_X1 + owl:sameAs
 

 

Enter the name of the page to start semantic browsing from.